

# Microelectronic Substrates for Optoelectronic Packages

*A. Shaun Francomacaro, Dennis K. Wickenden,  
S. John Lehtonen, and Francisco Tejada*

*E*lectronic systems with the increased functionality and speed required in today's advanced applications are placing a performance burden on the interconnection and packaging technologies that standard electrical "wiring" approaches simply cannot support. Engineering staff at APL recognized this trend several years ago, and in a collaborative effort with The Johns Hopkins University Department of Electrical and Computer Engineering, APL has been developing various microelectronic packages that support both electrical and optical signals and facilitate the translation between them. Work has begun to fabricate microelectronic substrates that use integrated optical waveguides to raise the level of the total system's performance as needed. This report will present some of the current technology for optoelectronic packages, an overview of the process technologies being developed industry-wide to meet the need, and details on related work within the Research and Technology Development Center and the Engineering, Design, and Fabrication Branch of the Technical Services Department here at APL.

## **INTRODUCTION**

Electronics and photonics are converging at a rapidly increasing rate. Therefore, work is being undertaken by the research community to develop optical interconnects and various concepts, including free-space connections,<sup>1</sup> embedded fibers,<sup>2</sup> and guided wave connections,<sup>3</sup> that have been demonstrated in recent years. The communications

industry embraced photonics many years ago, and this trend is spreading to electronic stalwarts such as computer processing, data storage, and sensor systems. Electronic packages with integrated photonic elements, referred to as optoelectronic integrated circuits (OEICs), will eventually be the norm and offer great potential advantages in

performance, size, and cost. In 2005, the Massachusetts Institute of Technology's Microphotonics Center led an industry consortium that established a communications technology road map.<sup>4</sup> Among their conclusions was the assertion that both optical backplanes incorporated into the manufacturing of printed wiring boards (PWBs)<sup>5</sup> and optical interconnects integrated into microelectronic substrates will be a market need within the next 5 years. Industries affected by this technology include computer, automotive, aerospace, security, military, and medical. In short, APL needs experience with OEICs now in order to be able to effectively design and evaluate their applications. The MIT report offered several hybridization levels, which are shown in Table 1.

Our efforts at APL are focused on levels 2 and 3. Level 1 consists of multiple, individually packaged devices interconnected in a module. Level 2 consists of multiple chips in a package with each die being primarily either electrical or optical in nature. The chip itself has been hybridized in level 3 to accommodate mixed signals. This hybridization occurs most often during back-end processing that is done after the fabrication of the chip has been completed. Level 4 is similar to a system on a chip for OEICs. The relative cost is for a mature production process capability that does not exist yet for all levels.

Level 2 interconnections have advanced to the point where optical signals, in addition to electrical signals, are accommodated over a wide range of frequencies and bandwidths. In some cases, like with the work done at the Packaging Research Center of the Georgia Institute of Technology, all of the signals are integrated by a single system-on-a-package (SOP) substrate.<sup>6</sup> The possibilities for the SOP substrate material include FR4 (standard PWB material), polymer, ceramic, and silicon. The goal is to embed optoelectronic interconnections and interfaces within an electrical interconnection substrate. APL has developed unique system packages utilizing both ceramic and silicon that accommodate micro-sized, discrete optical elements such as lenses and diffraction gratings. One such application, which we refer to as a die-level optical interferometer, is presented in detail later in this article. We also have created processes that utilize waveguides for building integrated optical elements.

Optical waveguides for optical interconnections require large core sizes (cross-sectional areas) to facilitate high coupling efficiency between the vertical cavity surface-emitting laser (VCSEL) and the waveguide or between a multimode fiber and the waveguide. They also need to be thermally stable to 200°C in order to withstand the soldering processes that are used in assembling the waveguide structures.<sup>7</sup> There are half a dozen or so material systems that have been used to build integrated optical elements for OEICs. The silicon-based materials include silica (SiO<sub>2</sub>), silicon nitride (Si<sub>3</sub>N<sub>4</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), and of course silicon itself, and they are relatively easy to integrate with silicon-based integrated circuits (ICs). These materials support low propagation losses on the order of 0.1 dB/cm, but the waveguides are often planar and thin, making them difficult to couple into, and there exists only a small range of possible refractive indices for waveguide formation. Other material systems such as gallium arsenide (GaAs), indium phosphide (InP), and lithium niobate (LiNbO<sub>3</sub>) all exhibit higher propagation losses (from 0.5 up to 3.0 dB/cm) and suffer from a limited range of refractive indices. Polymer systems including polyimides, olefins, acrylates, and polycarbonates have processes compatible with most ICs, support low propagation losses similar to that of silicon-based systems, and have the widest range of possible refractive indices. Polymers also display a strong thermo-optic effect and can be doped to become electro-optically active.<sup>8</sup> At APL, we have worked with titanium in-diffused LiNbO<sub>3</sub>, the silicon-based materials system, and various polymers in an effort to support OEIC hybridization levels 2 and 3. Our most promising results to date have been with polymers, and our work with integrating these waveguides also is presented in this article.

## LEVEL 2 OEIC: DIE-LEVEL OPTICAL INTERFEROMETER

A highly sensitive, die-level optical interferometer could offer a unique method for measuring nanoscale physical distances with applications throughout the optoelectronics industry. By definition, interferometry is the technique of superimposing two or more waves to detect the differences between them. An interferometer built on this principle can be used for optical metrology,

**Table 1. Electronic and photonic hybrids.**

Hybridization level	Complexity	Cost	Size
Level 1: Splicing packages/chips	Low	High	High
Level 2: Chip-to-chip attach	Medium	Medium	Medium
Level 3: Hybrid integration	Medium	Medium	Low
Level 4: Heteroepitaxy	High	Low	Low

which is a highly precise, noncontact method for measuring distances. To build a micro-sized, self-contained, die-level optical interferometer would require a light source, optical elements such as lenses and mirrors, a sensing device, and a level 2 OEIC package that could accommodate both electrical and optical components. Once realized, this die-level optical interferometer could revolutionize the application and performance capabilities of many microelectromechanical systems (MEMS), which often require accurate physical measurements.


Researchers at both The Johns Hopkins University (JHU) and APL have been working with MEMS devices in an effort to leverage some of their unique properties for sensing and/or actuator applications. A MEMS device uses micrometer-sized physical elements that display both electrical and mechanical properties that are functions of each other. Thus, a single feature within the device, such as a microbeam made out of polysilicon and anchored at only one end of the beam, can be used for both its ability to mechanically deflect and its ability to conduct an electrical charge. Interdigitated beams or “fingers” can be designed to sense some physical property, such as an acceleration vector, or they can be used as tiny “electric motors” that can drive some other part of the device. Many of these MEMS devices rely on the accurate measurement of a micro-sized mechanical displacement. In the case of a MEMS accelerometer, the amount of deflection of the finger structures correlates to the acceleration. Our goal was to meet this measurement challenge by creating the die-level optical interferometer.

Measuring mechanical displacement in MEMS devices through capacitive readout techniques is the current industry standard. This approach is limited by the need to overcome the parasitic capacitance, which often requires altering the mechanical structure. In some accelerometers, 75% of the surface area is occupied by sense and drive finger geometries. Optical interferometry offers a highly sensitive method for optical detection of mechanical deformation with MEMS devices but can be difficult to employ. To enable MEMS optical detection techniques, the MEMS devices must change reflectivity when they move. These reflectivity changes can come from a simple mechanism, such as reflective coatings that are masked and unmasked by the MEMS motion, or they can be created by more complex mechanisms, such as subwavelength gratings.<sup>9</sup> Beam deflection is another popular approach for optical detection. This method monitors the motion of a beam reflected off of the MEMS device. Thus, it is possible to build the MEMS such that there is a “mirror” surface that reflects light as a function of motion. The next challenge for optical sensing is the architecture of the optical interferometer itself.

Peregrine Semiconductor’s ultra-thin silicon (UTSi)-on-sapphire complementary metal-oxide semiconductor (CMOS) process provides a transparent substrate

that allows for a unique advantage to MEMS sensing in silicon on sapphire (SOS). In short, the light path can include the substrate when designing optoelectronic systems. Beyond that, the active silicon layer thickness of only 100 nm enables the design of hybrid, compact, and array-able die-level optical interferometers.<sup>10–12</sup> An optical standing wave can be created by taking a coherent light beam and reflecting it back onto itself. When the wave is reflected, it undergoes a phase shift of  $\pi$ . The position of the reflector in this system determines the phase relation between the incoming and reflected light waves. The phase relation between the two waves determines the magnitude of the electric field at a given point and hence the light intensity. Now consider a detector that is thinner than the wavelength of the light being used to produce the standing wave. It is possible for such a detector to sample the intensity of the standing wave contained inside of it. Standing-wave detectors have been presented as a method to build interferometers and displacement sensors.<sup>13</sup> A 100-nm-thick PIN diode fabricated in the UTSi-on-sapphire technology can act as a standing-wave detector and be used to build an interferometer.

The various components of our die-level optical interferometer are shown in Fig. 1. It is a typical Fabry–Perot design in which the interference is caused by the changing path length between two beams in an optical cavity (in this case between the MEMS structure and the substrate). The VCSEL diode is our light source and was procured from Emcore configured in a  $1 \times 4$  array. The micro-lens was supplied by MEMS Optical, which used its patented grayscale imaging technique to etch the desired profile into fused silica. We diced the micro-lens substrates down into  $1 \times 4$  arrays to match the VCSEL die. As previously mentioned, our UTSi-on-sapphire design was fabricated by Peregrine Semiconductor. The package substrate itself is a low-temperature co-fired ceramic (LTCC) design that was built at APL, and all of the assembly was done at either APL or JHU. To date,




**Figure 1.** Optoelectronic package of a die-level optical interferometer with a collimated light source.




the LTCC substrate with all of the electrical interconnections has been successfully fabricated (a cross-section of which is shown in Fig. 2). The substrate also includes the cavity, which serves as a recessed mounting location for the micro-lens and a pathway for the light.

The VCSEL die has been flip-chip-bonded to the LTCC substrate, which verified the integrity of the “ceramic ledge” that sets the VCSEL to micro-lens distance at 100  $\mu\text{m}$ . The VCSEL is shown in Fig. 3, and the micro-lenses are shown in Fig. 4. Future work will involve a new UTSi-on-sapphire design that includes a PIN diode with the I/O to accommodate flip-chip bonding to the backside of the LTCC substrate.


The process used to attach the VCSEL die to the ceramic optical package is commonly known as “flip-chip bonding to gold stud bumps.” Gold balls (stud bumps) are first thermosonically attached to the thick-film metallization on the substrate by using a programmable automatic wire-bonding machine. The gold wire is cut just above the top of the gold ball, leaving only the ball, which could have been placed on either the substrate or the VCSEL die. We chose to place it on the substrate because the substrate, being larger, is easier to hold during the bonding process. The next step is to flip-chip-bond the substrate and VCSEL die together



**Figure 2.** Photograph of a cross-section of the LTCC substrate.



**Figure 3.** Photograph of VCSEL (1  $\times$  4 array).



**Figure 4.** Photograph of micro-lens arrays.



with a flip-chip-bonding machine. A calibrated optical system in the flip-chip bonder is used to align the gold balls to the bonding pads on the surface of the VCSEL die. The VCSEL die is lowered, facing down, toward the gold balls until contact is made. The flip-chip-bonding machine applies a pre-set constant force on the back of the VCSEL die while a heated work holder and a heated chip holder are activated to heat the devices to form a thermocompression bond from the tops of the gold balls on the substrate to the gold bonding pads on the VCSEL die.

### LEVEL 3 OEIC: INTEGRATED WAVEGUIDES

By definition, to achieve true level 3 OEICs, the package itself must include integrated optical components such as waveguides, switches, lenses, and mirrors. Recently, polymer waveguides have been successfully demonstrated in SU-8 (trademark of MicroChem Corp).<sup>14</sup> SU-8 has been widely used in MEMS applications as a negative tone photoresist because of high-aspect-ratio imaging with a nearly vertical sidewall. It is thermally stable and has good controllability of the film thickness from tens of micrometers up to several hundred micrometers.<sup>15</sup> The soft-baked SU-8 film can be used to make angled patterns through tilted exposure or grayscale lithography and can be exposed in hard contact with the mask to improve the fidelity of the pattern. We have worked with SU-8 for several years at APL with varying degrees of success.

One drawback of the integrated SOS-based Fabry-Perot interferometer similar to our die-level optical interferometer is the need to place the VCSEL immediately over the SOS (or UTSi-on-sapphire)



photodiode. This limits the technique to hybrid construction, in which the optical source and MEMS components are bonded to opposite sides of the sapphire substrate. It also makes it difficult to assemble more than one sensor on the same chip. It is envisioned that a more integrated solution would be similar to that illustrated schematically in Fig. 5. In the scheme in Fig. 5, both the mechanical structure and the photodiode are integrated into the SOS substrate. The VCSEL, together with any necessary collimating optics, is mounted on the front side of the wafer, and the light is controlled by the polymer waveguide. The latter would be part of the final package assembly. This concept would allow the use of commercially available 4 VCSEL chips; therefore, up to four MEMS subsystems in a single package would be possible. A similar approach could be used to build a Mach-Zehnder interferometer, as illustrated in Fig. 6. With the Mach-Zehnder design, the interference results from a small phase shift caused by a small change




in optical path length in one of two collimated beams from a coherent light source.

Initial work on developing the necessary SU-8 polymer waveguides was based on delineating the waveguides by using an NOA61 epoxy bottom cladding layer on glass substrates.<sup>16</sup> The first waveguides had sloped side walls and a loss of ~0.3 dB/mm. Square-sided waveguides were produced by filtering the illumination to restrict the SU-8 exposure to wavelengths >340 nm. Cross-sections of high-aspect-ratio waveguides created with either the unfiltered or the filtered exposure are shown in Fig. 7. The filtering technique reduced the loss down to 0.15 dB/mm, as shown in Fig. 8, but resulted in poor adhesion between the SU-8 and the NOA61 layers because of additional film stresses.

The adhesion between the SU-8 and the bottom cladding or substrate was improved somewhat by using a double-exposure system that used both filtered and unfiltered illumination, although problems remained because of stresses caused by the differential thermal coefficient mismatch between the polymers and the substrate. Attempts to improve this mismatch by using epoxy-clad FR4 substrates<sup>17</sup> proved inconclusive. Many different test structures were fabricated using these SU-8 waveguides to determine their capabilities, one of which is shown in Fig. 9.





**Figure 9.** Photograph of an SU-8 waveguide test structure.

## CONCLUSION

It is 2008, and OEICs are becoming more prevalent in a wider range of applications. Electronics still dominates the computing and data-storage functions, but photonics with the dual capabilities of high speed and broad bandwidth is needed for signal transfer and some routine manipulations. APL is developing unique packaging approaches to accommodate the integration of both optical and electrical devices. We have designed and are building a die-level optical interferometer with the light source, a collimating lens, and the detector packaged as a single unit. We also have developed processes for building polymer waveguides and are characterizing them for integration with various MEMS sensors.

**ACKNOWLEDGMENTS:** We acknowledge all of our colleagues within the Engineering, Design, and Fabrication Branch and the Research and Technology Development Center at APL and within the Department of Electrical and Computer Engineering at JHU who helped us with this effort. Specifically, we are grateful to Professor Andreas Andreou at JHU for his technical guidance, to Alan Becknell and Eli Richards at APL for their contributions on the polymer waveguides, to Walter "JJ" Johnston and Paul Falk at APL for their layout and artwork creation skills, and to Katherine Mach for her microelectronic assembly expertise.

## REFERENCES

- <sup>1</sup>Plant, D. V., and Kirk, A. G., "Optical Interconnects at the Chip and Board Level: Challenges and Solutions," *Proc. IEEE* **88**(6), 806–818 (June 2000).
- <sup>2</sup>Li, Y., Ai, J., and Popelek, J., "Board-Level 2-D Data-Capable Optical Interconnection Circuits Using Polymer Fiber-Image Guides," *Proc. IEEE* **88**(6), 794–805 (June 2000).
- <sup>3</sup>Kim, G., and Chen, R. T., "Three-Dimensionally Interconnected Bidirectional Optical Backplane," *IEEE Photonic Technol. Lett.* **11**(7), 880–882 (July 1999).
- <sup>4</sup>Massachusetts Institute of Technology, *Microphotonics Center Industry Consortium: 2005 Communications Technology Roadmap*, [http://mph-roadmap.mit.edu/about\\_ctr/report2005/3\\_ctr2005\\_industry.pdf](http://mph-roadmap.mit.edu/about_ctr/report2005/3_ctr2005_industry.pdf) (accessed 10 Mar 2007).
- <sup>5</sup>Liu, Y.-S., Hennessy, W. B., Wojnarowski, R. J., Bristow, J. P. G., Liu, Y., et al., "Optoelectronic Backplane Interconnect Technology Development (POINT)," in *Proc. of SPIE Conf. on Optoelectronic Interconnects and Packaging IV*, Vol. 3005, pp. 2–10 (Apr 1997).
- <sup>6</sup>Sundaram, V., Tummala, R., White, G., Lim, K., and Wan, L., "System-on-a-Package (SOP) Substrate and Module with Digital, RF, and Optical Integration," in *IEEE Electronic Components and Technology Conf.*, pp. 17–23 (2004).
- <sup>7</sup>Enbutsu, K., Hikita, M., Yoshimura, R., Tomaru, S., and Imamura, S., "Multimode Polymeric Optical Waveguides with High Thermal Stability Using UV Cured Epoxy Resins," *Jpn. J. Appl. Phys.* **37**, 3662–3664 (1998).
- <sup>8</sup>Mechtel, D. M., Charles, H. K. Jr., and Francomacaro, A. S., "Poled Polymers for MCMs with Integrated Dielectric and Optical Layers," in *IEEE Electronic Components and Technology Conf.*, pp. 927–930 (June 1999).
- <sup>9</sup>Carr, D. W., Keeler, B. E. N., Sullivan, J. P., Freidmann, T. A., and Wendt, J. R., "Measurement of a Laterally Deformable Optical NEMS Gratings Transducer," in *Proc. of SPIE MOEMS and Miniaturized Systems IV*, Vol. 5346, pp. 58–63 (Jan 2004).
- <sup>10</sup>Tejada, F., *Silicon on Insulator CMOS and Microelectromechanical Systems: Mechanical Devices Sensing Techniques and System Electronics*, Ph.D. dissertation, The Johns Hopkins University, Baltimore, MD (Oct 2006).
- <sup>11</sup>Tejada, F., Wesolek, D. M., Lehtonen, J., Miragliotta, J. A., Andreou, A. G., et al., "An SOS MEMS Interferometer," in *Proc. of SPIE MOEMS and Miniaturized Systems IV*, Vol. 5346, pp. 27–36 (Jan 2004).
- <sup>12</sup>Tejada, F., Andreou, A. G., Miragliotta, J. A., Osiander, R., Wesolek, D. M., "Silicon on Sapphire CMOS Architectures for Interferometric Array Readout," in *Proc. of the 2004 Symposium on Circuits and Systems*, Vol. 4, pp. 880–883 (May 2004).
- <sup>13</sup>Sasaki, M., Mi, X., and Hane, K., "Standing Wave Detection and Interferometer Application Using a Photodiode Thinner than Optical Wavelength," *Appl. Phys. Lett.* **75**(14), 2008–2010 (1999).
- <sup>14</sup>Kim, J.-S., Kang, J.-W., and Kim, J.-J., "Simple and Low Cost Fabrication of Thermally Stable Polymeric Multimode Waveguides Using a UV-Curable Epoxy," *Jpn. J. Appl. Phys.* **42**, 1277–1279 (2003).
- <sup>15</sup>Lorenz, H., Despont, M., Fahrni, N., LaBianca, N., Renaud, P., et al., "SU-8: A Low-Cost Negative Resist for MEMS," *J. Micromech. Microeng.* **7**, 121–124 (1997).
- <sup>16</sup>Kim, J.-S., and Kim, J.-J., "Stacked Polymeric Multimode Waveguide Arrays for Two-Dimensional Optical Interconnects," *J. Lightwave Technol.* **22**(3), 840–844 (2004).
- <sup>17</sup>Immonen, M., Karppinen, M., and Kivilahti, J. K., "Fabrication and Characterization of Polymer Optical Waveguides with Integrated Micro-mirrors for Three-Dimensional Board-Level Optical Interconnects," *IEEE Trans. Electron. Packaging Manuf.* **28**(4), 304–311 (2005).



# The Authors

**A. Shaun Francomacaro** holds a B.S. degree in microelectronic engineering from the Rochester Institute of Technology and M.S. degrees in both electrical engineering and technical management from The Johns Hopkins University. Before joining APL in



A. Shaun Francomacaro



Dennis K. Wickenden



S. John Lehtonen



Francisco Tejada

1989, he worked for Lockheed Electronics in New Jersey and VLSI Technology in California developing processes for microelectronic fabrication. Currently, Mr. Francomacaro is the Supervisor of the Microelectronics Section in the Advanced Applications Group at APL. He has coauthored more than 30 articles and holds four patents. His current work includes advanced MEMS devices, flexible multichip modules, and optoelectronic circuits. **Dennis K. Wickenden** is a member of the Principal Professional Staff in the Sensor Science Group of the APL Milton S. Eisenhower Research Center. He received his B.S. and Associateship of the Royal College of Science (A.R.C.S.) degrees in 1962 and his Ph.D. and Diploma of the Imperial College (D.I.C.) degrees in 1965, all in physics from the Imperial College of Science, Technology, and Medicine (University of London). After a postdoctoral fellowship at the University of Notre Dame, he was employed at the GEC Hirst Research Centre in England to focus on the growth, characterization, and application of a variety of compound semiconductors, including gallium nitride, zinc sulfide, and gallium arsenide. In 1985, he moved to Portland, Oregon, to serve as senior scientist at Crystal Specialties, developing epitaxial growth equipment for the semiconductor industry. Dr. Wickenden joined APL in 1987, and his current research interests include the development of MEMS sensors, metamaterials, and frequency-selective surfaces. He is author or coauthor of more than 100 papers, holds 11 patents, and was elected a Fellow of the Institute of Physics in 1973. **S. John Lehtonen** received a B.S. in electrical engineering from Florida Atlantic University in 1985. He is a Senior Professional Staff engineer with the Advanced Applications Group at APL, where he is involved with advanced microelectronics packaging technology development. Some of his recent projects include hybrid microcircuits for the New Horizons; Mercury Surface, Space Environment, Geochemistry and Ranging (MESSENGER); and Thermosphere, Ionosphere, Mesosphere Energetics and Dynamics (TIMED) spacecraft. Before joining APL in 1991, he worked at Solitron Devices, Inc., as a project engineer for the hybrid microcircuits being made for the Air Force Advanced Medium-Range Air-to-Air Missile Program (AMRAAM) and the Navy High-Speed Anti-Radiation Missile Program (HARM). His current interests include high-reliability assembly process development for multichip modules, chip-on-board, and flip-chip packaging technology development for use in spacecraft instrumentation. Mr. Lehtonen has more than 20 years of experience in the microelectronics field and is a member of the International Microelectronics and Packaging Society (IMAPS). **Francisco Tejada** received his B.S. (2000), M.S. (2002), and Ph.D. (2006) degrees in electrical and computer engineering from The Johns Hopkins University, where his dissertation focused on developing optical transduction methods based in CMOS IC processes. He maintains a Postdoctoral Fellowship in the Department of Electrical and Computer Engineering at The Johns Hopkins University. In 2006, Dr. Tejada founded Sensing Machines, a company whose goal is the commercialization of the proprietary technology that he developed during his dissertation work. His company also provides microelectronic design services. For further information on the work reported here, contact Shaun Francomacaro. His e-mail address is [shaun.francomacaro@jhuapl.edu](mailto:shaun.francomacaro@jhuapl.edu).